

Figure 1:




Figure 2!







Figure 3:





Fiz a




Fuse Design: Include GC line Tailoring Matrix in test structure

Programming Matrix: Voltage, Current, Time


Programming Decision: Choose condition for 100% fuse yield


Figure 6

Starting Bulk or SOI wafer: Thin oxide / Isolation Regions formed 10= Bulk Silicon or Silicon On Insulator 11= Isolation Oxide (Shallow Trench Isolation or Field Oxide) 12= Standard Active Area Gate Oxide 13=oxide fill in STI region 14=Top Silicon Surface Figure 4:




9/15 BUR920020076US2






11/15 BUR920020076US2



. . .**.**

Figure 6: Fuse Cross Section A – A Prior to programming






Figure 8: Fuse Cross Section A – A Just prior to programming




Figure 9: Fuse Cross Section A - A Programmed device

